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Abstract—Memristors are intensively proposed in many ap-
plications, such as biosensors and machine learning. Regarding
their analog characteristics, memristance decoder is, therefore,
an essential part for every memristor-based system. As memristor
is a temperature sensitive device, this work proposes a memris-
tance decoder circuit with self-temperature calibration. Its main
building block is a comparator which is based on current mode
circuit to achieve high performance at low power. The design
provides configurable precision based on the available energy and
supports both synchronous and asynchronous schemes. Moreover,
the VTEAM model is modified to include the temperature effect
on the memristance in the analysis. The simulation results, based
on UMC 65nm low-leakage CMOS technology, show the following
comparator’s characteristics: 1.70% maximum offset, 2.91ns
worst case latency, 343MHz maximum frequency and 48.79fJ
maximum energy per comparison. Monte Carlo simulation shows
the metastable state in determining the memristor value. This
can be solved by extending the clock period or applying a
metastability resolver. The proposed memristor model reveals
that memristance at high resistive state degrades quadratically
with the rise of the temperature and at 85°C nearly reaches the
memristance of low resistive state. The possibility of decoding
error due to the temperature effect is demonstrated via simula-
tions.
Keywords—memristor, thermal effect, resistance comparator,
memristance decoder, metastability
I. INTRODUCTION
The memristor response has been defined for the first time
by Chua in 1971 [1] while the first implementation based on
TiO2 is presented in 2008 by [2]. The main advantage of
the memristor is that it can maintain its internal resistance,
called memristance, even in the absence of power. Hence, it
is considered as a passive memory element for the systems
with unstable energy sources [3]. For internet of things (IoT)
applications, memristors are also utilised in the pre-processing
stage for sensing purposes, such as image processing [4].
This allows to save power by transmitting less information
to the cloud. Being compatible with CMOS process, ex-
hibiting high endurance and long data retention, memristors
are also applied in the following research frontiers: multi-bit
memory [5], in-memory computing [6], [7], arithmetic and
logic operations [8]–[10], neural network and neuromorphic
computing [11]–[14], time adaptive circuit [15], [16], biosen-
sor [17]–[20] and the mixed use of temperature sensor and
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memory [21]. Although the memristor is intensively used in
many applications, neither of the previously reported works
discussed the memristor decoder, which is the key component
for the memristance reading process.
A decoder needs a comparator for decoding the analog
value, such as the memristance. The comparator indicates if
the memristor’s current/voltage, which reflects the memris-
tance, is greater or less than the reference one. Therefore, the
memristance decoding process is iterative comparison against
several reference values until the correct data is found. To im-
prove the resolution of the memristance reading, multiple high-
precision comparators are required. However, both increasing
the number of comparator and improving the accuracy cause
longer latency and higher power consumption. This is the crit-
ical issue for the edge devices in IoT systems because they are
typically operated by the unstable and limited power sources,
such as the energy harvesters and batteries. Furthermore, the
electronic design is moving towards power adaptive scheme in
which the system can trade its accuracy for power savings in
order to survive under any energy conditions [3], [22]. For this
reason, designing the low-power memristance decoder with the
comparator capable of scaling its resolution accuracy based on
the available energy budget, is one of our design challenges.
Temperature fluctuations influence the performance of all
electronic devices in the system, including the decoder and
the memristor. This especially impacts on the edge processing
IoT devices operating on remote sites, due to the changes of
environmental conditions. In addition, the devices can heat up
due to high computation activity, such as image processing and
deep learning. Traditionally, temperature sensors are employed
to monitor the temperature and adjust the system perfor-
mance accordingly. This approach relies on models of the
system component performance as a function of temperature.
However, most of the reported memristor models do not
include the impact of the temperature [2], [23]–[31]. There
are few temperature-embedded mathematical models presented
in [32], [33], however they did not provide the simulator-based
model, such as Verilog-A. Furthermore, implementing multiple
complex equations in Verilog-A can degrade the simulator
efficiency [26] and cause the convergence problem [34]. The
model in [21] is proposed for building the memristor crossbar
that can sense the circuit temperature and keep the data
at the same time. Nevertheless, its linear I-V relationship
does not fit the practical devices, which are highly nonlinear.
Overall, the accurate temperature effect must be embedded in
the memristor model, preferably with a negligible simulation
overhead. This is necessary for studying the memristance
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Fig. 1. Block diagram of the proposed decoder. The controller programs
the reference of the comparator via the data signals and requests for the
comparison. This process iterates until the comparator’s output toggles. Next,
the controller compensates the output using the temperature reading from the
sensor. This work focuses on the memristor model with thermal effect, the
comparator and the controller designs (these components are outlined by the
dashed line).
decoding under the temperature variation and investigating the
compensation techniques.
In this work, a procedure for embedding the temperature
effect into the memristor models is presented. Our analysis
is based on the VTEAM model, which is implemented in
Verilog-A [27], and can be used with the SPICE model
presented in [35]. This enables the study of temperature effect
and its compensation techniques, which is paramount for all
analog applications of the memristor. This also impacts the
memristor-based biosensors as some of them require a certain
temperature configuration to operate properly [19], [29]. The
modified model is validated for TiO2 by deriving the model
parameters from the practical device measurements presented
in [32], [36] and can be applied for any kind of memristor.
This paper also proposes a novel decoder design for analog
memristor applications. It is used for demonstrating the impact
of temperature on the memristance reading process. The
decoder uses a comparator which is based on current mode
circuits and thus inherits their intrinsic advantages over the
voltage one, such as like low power, wide bandwidth and less
susceptible to power supply fluctuation [37], [38]. The com-
parator is designed to provide the resolution scaling based on
the available power budget and supports both synchronous and
asynchronous schemes. In addition, this design is resistor-free
to save the chip area, which is a critical issue in edge device
design [39], and to avoid any resistor induced variations.
The simplified block diagram of the proposed decoder
is shown in Fig. 1. The decoder consists of a comparator
and a controller to read and decode the memristor value.
Furthermore, the controller calibrates the comparator offset
which comes from the process variation. It also calibrates
the read value using the temperature data from the sensor.
To evaluate the function and performance, 2-bit decoder is
revealed. It is able to be scaled to n-bit based on the required
accuracy and the available power budget.
To summarise, the main contributions of this work are as
follows:
• A modified model of memristance with temperature ef-
fect, and
• A novel energy-scalable memristance decoder design
with temperature awareness.
This paper is organised as follows. The thermal effect on
the memristance is analysed and embedded into the VTEAM
model in Section II. Section III explains the resistance decoder
design and the metastability issue. Section IV shows the
performance evaluation of the decoder and the impact of
the temperature on the memristance reading. Because there
is no memristance decoder in the literature, the performance
of the comparator, which dominates the overall performance,
is compared against the related works instead in Section V.
Finally, the conclusion is provided in Section VI.
II. THERMAL MEMRISTANCE MODEL
A. Model Analysis
The temperature effect on the memristance will be analysed
and embedded in the VTEAM model because it precisely esti-
mates all reported physical devices behaviours, such as linear
ion drift [2], [21], nonlinear ion drift [23] and Simmons tunnel
barrier [24], yet exhibiting better computation efficiency [27].
The memristance Rm is expressed in the model as in (1):
Rm = Ron + (Roff −Ron)w(t)
D
(1)
dw(t)
dt
=

koff (
v(t)
voff
− 1)αoff foff (w), 0 < voff < v
0, von < v < voff
kon(
v(t)
von
− 1)αonfon(w), v < von < 0
(2)
where D is the distance between the lower and higher
bounds (won and woff ) of state variable w(t), Ron and Roff
are the memristances corresponding to those bounds. From (2),
w(t) depends on the amplitude, polarity and duration of the
applied voltage v(t). Note that von and voff are the threshold
voltages, fon(w) and foff (w) are the window functions and
the remaining variables are the fitting parameters.
This work focuses on the valence change memory (VCM)
based memristors [40] because it provides a quantum re-
sistance which is useful for multi-level and neuromorphic
computing applications. From Poisson-Boltzmann equation,
the temperature effect on the memristance is minimal when
the oxygen vacancies are spread through the device [32], [41].
Thus, the effect on Ron is negligible compared to the one
on Roff . For this reason, the following analysis studies only
embedding the thermal effect on Roff into VTEAM model.
Note that the thermal effect on Ron can be easily embedded
in the model by following the same procedure.
The basic resistance model is given as follows:
R = ρ× L
A
(3)
where R, ρ, L and A are resistance, resistivity, length (width in
this case) and cross section area of the memristor respectively.
From (3), the resistance is proportional to the resistivity of
the material which is temperature dependent as given in (4):
ρ = ρ0 exp
−αT (4)
where ρ0 is the resistivity at room temperature (25°C) and
α is the temperature coefficient. This equation shows that the
resistivity decreases with increasing temperature, which agrees
with the reported property in [42]. Also, it can be applied to the
3TABLE I
CALCULATED OFF RESISTANCE OF TITANIUM DIOXIDE MEMRISTOR
Width L
(nm)
Roff from [32]
(MΩ)
Calculated Roff
(MΩ) Error (%)
10 2 1.98 1.00
20 4 3.95 1.25
30 6 5.93 1.10
40 8 7.90 1.20
TABLE II
THERMAL EFFECT ON RESISTIVITY OF TITANIUM DIOXIDE MEMRISTOR
Temperature
(°C)
Roff /Ron ratio
from [32]
Calculated
Roff (kΩ)
Calculated
resistivity (Ωm)
25 15.0×103 1,950.00 158.00×102
65 4.0×103 520.00 42.10×102
85 1.0×103 105.00 10.50×102
125 0.5×103 0.53 5.27×102
other materials such as tantalum [43] and manganite [44]. For
simpler computation, the resistivity can be approximated to the
second order polynomial given in (5) where, C0, C1, and C2
are material dependent constants. As the impact of temperature
on Ron is negligible, equation (5) is used to represent the
temperature effect on Roff in (1). Hence, the VTEAM model
is modified as in (6).
ρ = C2T
2 + C1T + C0 (5)
Rm =Ron(1− w(t)
D
)+
(C2T
2 + C1T + C0)
L
A
· w(t)
D
(6)
B. Model Verification
To verify the model, firstly, the equation (3) is used to cal-
culate the resistivity of TiO2 (16, 000Ωm) using the measured
data from [36] (Roff = 4MΩ, A = 100µm2 and L = 25nm).
Then, the Roff at different device’s widths are estimated using
the calculated resistivity compared to the experimental data
from [32] as listed in Table I. From the table, the maximum
error of 1.25% is at L = 20nm which shows the accuracy of
the proposed analysis.
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Fig. 2. I-V characteristic of the proposed model at different temperatures. At
the higher temperature, the memristor at OFF state delivers the higher current
due to the lower Roff . However, the current is temperature independent when
the memristor operates at ON state because the thermal effect is neglect.
TABLE III
CALCULATED VALUE FOR THE CONSTANTS OF (6)
C2 C1 C0
2.3034 -498.4 26,826
TABLE IV
VTEAM MODEL PARAMETERS (PARTIALLY FROM [45])
Parameter Value Unit
αoff 4 −
αon 4 −
voff 0.3 V
von -1.5 V
Ron 1,000 Ω
koff 0.091 m/s
kon -216.2 m/s
woff 3× 10−9 nm
won 0 nm
L woff nm
A 12 × 12 µm2
Secondly, the Roff and the resistivity at different tem-
peratures are estimated using the extracted values (Ron =
130Ω, A = 9 × 9µm2, L = 10nm and , Roff/Ron ratios)
from [32] as listed in Table II. Finally, the constants of (6)
are calculated numerically using the obtained resistivity and
basic fitting algorithm. The determined constants for TiO2
are tabulated in Table III. Although the obtained parameters
fit the data from [32], the accuracy comparison with the other
works cannot be done because they do not provide enough
information. For example, the work in [42] reports only the
trend of the temperature and the resistivity, but it does not
provide the exact values. By using same procedure defined
here, the parameters of (6) can be recalculated for memristors
with different materials such as ZnO and Ta2O5.
Embedding the modified model of (6) with the VTEAM
model of (2) enables thermal analysis using circuit simulator
and computing software such as Cadence Spectre and MAT-
LAB. The thermal analysis using MATLAB for our model
is illustrated in Fig. 3. The memristance tuning runs for
up and down directions with an excitation time of 10ns.
Both sub-figures show the memristance decreases significantly
when the temperature raises. Furthermore, it is close to
(a) (b)
Fig. 3. The relationship between temperature, applied voltage and memris-
tance with the excitation time of 10ns. (a) Tune up. (b) Tune down. Our model
reveals the temperature impact is higher when the memristance increases. The
memristance is close to Ron once the temperature reaches 85°C.
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Fig. 4. Block diagram of the proposed decoder. The currents generated by the
memristor (Im) and the reference source (If ) are duplicated by the current
mirrors B and C (IQm, IQf ). They are compared by the regenerative latch
which results at Qm and Qf . The metastability caused by the latch is filtered
by the metastability resolver (MSR). The controller determines the MSR’s
outputs, adjusts the data (reference source) and repeat the process until the
MSR’s outputs toggle (the uncompensated memristance is found). The signals
En and Cmp are used to control the comparison process described by Fig. 5.
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Fig. 5. State diagram of the memristance comparison process. En is used
to switch from standby to pre-comparison state while Cmp is used to switch
the state from pre-comparison to comparison. The state returns to standby and
ready for the next iteration once En is 0.
Ron when the temperature reaches approximately 85°C. This
means Roff is discarded at high temperature. Moreover, the
memristance changes non-linearly depending on the applied
voltage as described by the original VTEAM model. Note
that the VTEAM parameters are retrieved from [45] and are
summarised in Table IV. They fit the physical devices reported
in [11]. In addition, both L and woff are the same parameters
which are the device’s width. The cross section area A is
selected such that Roff (329kΩ) becomes close to the original
parameter (300kΩ).
In summary, the VTEAM model is modified to include the
temperature effect based on the experimental data. It shows
the temperature impacts the resistivity of the material and
subsequently impacts the memristance. Therefore, tempera-
ture compensation is needed when using the memristors at
temperatures different from the room temperature. Our model
enables the compensation which significantly improves the
circuit accuracy.
III. MEMRISTANCE DECODER
A. Operation Principles and Design
The decoder operation is based on detecting and digitally
decoding the current flowing through the memristor. Then, the
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Pre-comparison mode
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Fig. 6. Flowchart of the memristance decoding process. The decoder
repeats the memristance comparison until the latch’s outputs change (the
uncompensated memristance is found). Then, the temperature compensation
takes place to yield the correct value.
TABLE V
OPERATION MODES
Signal Mode
En Cmp
0 X Standby
1 0 Pre-comp.
1 1 Comparison
TABLE VI
RESISTANCE COMPARATOR RESULTS
Result Signal
Qm, Qf GT , LT
Standby, 0, 0 0, 0
pre-comp.
Im > If 1, 0 1, 0
Im < If 0, 1 0, 1
decoded data is mapped to the actual memristance via a look-
up table inside the controller. Finally, the measured value is
compensated for the temperature variation to yield the correct
one. Temperature compensation process is fulfilled using the
temperature model described in the previous section.
The block diagram of the proposed decoder is illustrated in
Fig. 4. It consists of a controller and a resistance comparator.
Similar to the successive approximation (SAR) ADC [46],
[47], the controller is used to run the search algorithm (e.g.
binary search), memristance mapping and temperature com-
pensation. It uses En and Cmp to control the comparator
operation which is described by the state diagram in Fig. 5.
It also feeds the decoded data back to the digitally controlled
current source (DCCS) to adjust the reference current (If )
based on the implemented search algorithm.
The resistance comparator is similar to [48]. Inside, there
are three current mirrors (A, B, and C) and a DCCS. The
memristor is connected to the current mirror A to produce the
memristor current (Im). The current mirrors B and C convey
Im and If to the regenerative latch (IQm, IQf ). Then, the
latch compares both currents and indicates the larger/smaller
currents at Qm and Qf . The metastability resolver (MSR) is
attached to both latch’s outputs to filter out the metastable
state [49].
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Fig. 7. (a) The resistance comparator circuit. The memristor current is generated by the current mirror A (Im) while the reference current is produced by the
DCCS (If ). The DCCS contains multiple banks of current sources to support multiple resolutions which can be selected by Enmb (En in Fig. 4- 6). Note
that m denotes the number of current sources in each bank. Im and If are copied to IQm and IQf which are compared by the regenerative latch. (b) The
circuit for the current sources in DCCS. ID[x] is controlled by the number of NM12 and NM13 (Mb and Ms). The numbers of transistors for the base and
data bits are listed in the table.
According to the state diagram, flowchart and circuit im-
plementation in Fig. 5-7, the decoding process starts at the
standby mode where En is set as 0 by the controller. This
discharges the result nodes Qm and Qf via NM2-3 and
disables the DCCS and all current mirrors to minimise the
power consumption. Then, the decoded data is initialised
to set up the reference current (DCCS). Subsequently, the
comparator steps into the pre-comparison mode by toggling
En to 1 for enabling all current mirrors and the DCCS. As a
result, IQm and IQf flow through the latch towards ground.
In order to ensure the stability of both currents, this state has
to be held for a certain amount of time (2ns).
The comparison starts by switching Cmp to 1 for disabling
NM2-3. As a result, IQm and IQf flow against each other
at Qm and Qf . This causes the metastability at both nodes
before the outputs indicating the larger/smaller currents are
valid. Therefore, the MSR is applied to eliminate such problem
and the results are given as GT and LT as summarised in
Table VI. The controller configures the data, which feeds back
to control the DCCS. Then, it repeats the comparison process
until the outputs (GT and LT ) are different from the previous
ones. This indicates the data is found. Then, the controller
maps the decoded data to the memristance using a look-up
table. Finally, it adjusts the measured memristance regarding
the current temperature, which is modelled in the previous
section, to yield the correct value. The relation between the
comparator’s state and the control signals is summarised in
Table V. Also, Table VI summarises the relation between
the memristor and reference currents (Im, If ), the latch’s
outputs (Qm, Qf ) and the MSR’s output (GT,LT ).
To support the resolution scalability, the reference cur-
rent (If ) is configurable as it sums the currents from the
base and the DCCS (Fig. 7a). The DCCS is implemented
as multiple banks of current sources. Each bank contains a
number of parallel current sources (Fig. 7b) with respect to
the number of bits denoted by m. Also, each bank is enabled
by the heading transistor which is controlled by Enmb. The
current sources are programmed by the decoded data (Data)
from the controller. This design allows the controller to select
the resolution according to the available power.
Regarding the circuit implementation, the transistors
PM2/PM5 and PM3/PM4 have to be matched to avoid any
current offsets. To minimise the offset caused by the mismatch
between the current mirror A and the DCCS, both sub-circuits
are isolated from the latch by the current mirrors B and C.
In summary, the proposed decoder provides a flexible
choice of speed and power trade off as the sizes of current
mirrors can be either increased for speed improvement or
decreased for power saving. It offers the scalability in which
the resolution can be configured to match the power budget.
It also supports both synchronous and asynchronous circuits
because the operation of the comparator can be controlled by
a clock or event-driven signal. This design does not use any
resistors which helps to reduce the chip area and also makes
it immune to resistivity variations. In case of the system with
multiple memristors (e.g. crossbar), using a multiplexer can
minimise the chip area as the devices can be read by a single
decoder [21].
B. Data Range and Decoding
The decoder is designed for a specific range of memristance.
It provides different precision based on the available energy
and the required accuracy. The DCCS consists of different
digitally controlled current mirrors as mentioned in the pre-
vious section. The resolution is calculated using the relation:
NumberOfBits = log2(MemristanceRange/StepSize).
Then, the current generated by each data boundary is observed
and used to determine the transistor size of each current
source (Fig. 7b). An example of 2-bit code for a memristance
range of 134.257kΩ − 324.801kΩ with approximately 80kΩ
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DATA RANGE, LATENCY AND ENERGY AT 25°C
Data
[1..0]
Expected
Rm (kΩ)
Effective
Rm (kΩ)
Latency (ns) Energy (fJ)
Worst
case
Best
case
Worst
case
Best
case
00 324.801 326.171 2.91 2.36 30.73 26.53
01 237.506 234.929 2.90 2.30 39.00 32.93
10 167.761 164.908 2.77 2.27 44.93 38.46
11 134.257 131.691 2.60 2.19 48.79 46.23
step size is tabulated in Table VII. A safety gap must be
allocated at each end to avoid the uncertainty of Ron and
Roff due to the process variation. Furthermore, the gap at
the low memristance side should be widened to ensures the
saturation (where the low memristance causes insufficient
voltage for memristor programming) does not occur [50].
Note that, the memristance in Table VII defines the upper
bound of the range. For example, data 00 is defined between
237.506kΩ − 324.801kΩ. In addition, the upper bound of
11 is higher than the specification (80kΩ gap) because the
combination of Data[0] and Data[1] yields the higher current.
C. Metastability
The proposed comparator enters the metastable state during
the decision making as revealed in Fig. 8 (Qm and Qf ).
Its magnitude is greater and its duration is longer when the
memristance is close to the data boundary because IQm is
nearly equal to IQf . The metastability can be caused by the
device mismatch as illustrated in Fig. 9. The samples with
long latency indicate the high impact of the metastable state.
The metastability will cause a sampling error in synchronous
circuit when the clock arrives the receiver, e.g. flip-flop, during
the unstable state [51]. This issue is more significant in the
case of asynchronous circuit because the successor stage can
step to the incorrect sequence due to the metastable input [52].
A metastability resolver (MSR) is attached to Qm and Qf
to filter out such the signals [49]. The circuit implementation
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Fig. 8. Simulation results of the resistance comparator at 25°C. Each
simulation runs with the effective Rm in Table VII to show the maximum
metastability (Qm and Qf ) which is filtered by the MSR (LT ).
Fig. 9. Monte Carlo simulation reveals the latency distribution of the
resistance comparator without the current mirror A and DCCS (300 samples).
It shows the device mismatch causes the metastability which affects the
decision time. The clock period must be greater than 2.54ns to cover the
yield at 1σ.
QfVdd
PT0
NT0
PT1
NT1
Qm
LTGT
Fig. 10. The metastability resolver (MSR). PT0 and PT1 are ON and Vdd
is connected to both inverters even when both inputs (Qm, Qf ) enters the
metastable state. Once the metastability vanishes, the complementary outputs
are sent to both inverters.
is illustrated in Fig. 10. When the comparator is in the standby
mode, logic 0s at Qm and Qf turn on PT0 and PT1 so that
both inverter’s inputs are 1s (GT and LT are 0s). These
PMOSs are still ON during the metastable state. Once the
logic becomes fully differential, either PT0/NT1 or PT1/NT0
are ON accordingly and give the result as listed in Table VI.
From the simulation result in Fig. 8, the memristance is set
at the boundary to implement the worst case scenario where
the metastability is maximised as IQf and IQm are nearly
equal. It shows the metastable state is longer at lower data be-
cause the smaller currents are generated (higher memristance).
However, such metastability is completely removed by the
MSR (GT,LT ). Hence, the inserted MSR prevents the failure
in the rest of the system that is caused by this ambiguous state.
IV. SIMULATION RESULTS
There are three simulations to determine: offset, latency
and energy, and thermal effect of our design. All circuits are
implemented using UMC 65nm low-leakage CMOS technol-
ogy. The VTEAM parameters, which are obtained from the
practical device [45]), and our extracted parameters are listed
in Table IV. All simulations are done using Cadence Spectre.
A. Offset
Although the DCCS has been tuned to deliver the same
amount of currents as the expected memristances (bound-
aries) in Table VII, the difference in settle time between
Im and If , due to the difference in parasitic capacitance
between the current mirror A and the DCCS, still causes
the offset. To measure the offset, the comparison process
is performed with the expected memristance in Table VII.
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Fig. 11. Performances of the resistance comparator (a) Offsets of the
resistance comparator at 25°C. They are from subtracting the expected Rm
by the effective one (Table VII). The maximum offset is 1.91% of the
expected value. (b) The highest latency (2.91ns) is at 00 which has the
highest memristance and thus lowest current. (e) The maximum frequency
increases in the same way as the latch’s input currents. (d) The worst case
energy is higher than the best case one at every data because the metastability
causes the longer comparison time. (e) The maximum energy per comparison
at the largest data is higher when the resolution increases due to the lower
memristance.
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Fig. 12. The detected memristance when the DCCS is set as 00. Most of
the samples fall below the desired range, which is 00. This can be solved by
using the offset calibration techniques such as programmable capacitor array.
Then, the memristance is swept until the effective memristance
which actually causes the change of the latch’s outputs is
found. The difference between two values is considered as the
offset. Fig. 11(a) shows the offset is positive when the data is
at 00 and negative otherwise. The maximum absolute offset
is 2.853kΩ (data 10) which is only 1.70% of the expected
memristance (167.761kΩ).
The same procedure is repeated to determine the offset at
different temperatures as illustrated in Fig. 11(a). It shows the
absolute offset is less than 10kΩ when the memristor works
between 25− 40°C. Otherwise, the offset will increase espe-
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Fig. 13. The simulation result of the sample 264 with and without the offset
calibration. The memristance is set as 280kΩ which refers to the data 00. The
DCCS is set as 00 which delivers less current than the selected memristance.
Therefore, the expected result is the logic high at Qm. However, the middle
graph shows Qm is low instead. After enabling Cf = 10fF , the signal is
compensated and the correct result is shown in the bottom graph.
cially at 0°C and 85°C. This is because the high memristance
due to the low temperature causes insufficient voltage in the
connected current mirror. In addition, the low memristance
cannot dominate the impedance of the current mirror and
results in the current saturation [50]. This needs the further
investigation to find the proper solution.
The offset is also caused by the process variation. Fig. 12
shows the equivalent memristances that generate the same
amount of current as the DCCS (data 00). It reveals the
variation severely impacts the circuit because the memristance
range is changed from 324.801kΩ−234.929kΩ (Table VII) to
0−100kΩ. To solve this problem, the digitally programmable
capacitor arrays can be attached to the latch’s outputs [53],
[54]. The capacitors: Cm and Cf have been connected to Qm
and Qf through MN4 and MN5 in Fig. 7 to demonstrate this
technique. The simulation based on the memristance of 280kΩ
and the Monte Carlo sample 264 (−324.328kΩ offset) without
the compensation capacitances is illustrated in the middle
graph of Fig. 13. The output of the circuit is LT because Im is
less than If due to the minus offset. Programming Cf = 10fF
can correct the result (GT is raised instead) as depicted in the
bottom graph of Fig. 13.
B. Latency and Energy
The latency of the comparison process depends on the
memristance. The result takes the longest time (worst) when
the effective IQm and IQf are equal (maximum metastability).
Therefore, the worst case latency is measured at the effective
Rm in Table VII. On the contrary, the latency is shorter once
the both currents are different. The best case latency is defined
when the memristance is at the middle of two adjacent data
boundaries. For example, the memristance of 280.550kΩ gains
the best case latency for data 00.
The latency is taken from the transition of En to the output
of the MSR (GT /LT ). Note that the lower bound of the data
11 is selected as 51.691kΩ to keep the step size of 80kΩ
as explained in Section III-B. From Fig. 11(b), the latency
of each case slightly decreases with the memristance as the
higher current is generated. The best case latency (< 2.36ns)
is approximately 550ps faster than that of the worst case (<
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Fig. 14. The effect of temperature on each data boundary (2-bit). The data
ranges are narrower when the temperature raises. They are likely at the same
point once the temperature is at 85°C. This is correlated to the proposed
model simulation in Fig. 3
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Fig. 15. Simulation result of decoding data 00 (300kΩ) at 40°C. The
temperature changes Rm to 200.661kΩ which is decoded as 01 instead.
2.91ns). The worst case latency limits maximum frequency.
It depends on the input currents as depicted in Fig. 11(c).
The input current at each data boundary increases when
the memristance (data) is reduced. Regarding the worst case
latency, the maximum frequency is calculated as 343MHz.
The energy is measured from the rising edge of En signal
to the rising edge of the MSR’s output (GT /LT ). The results
in Table VII show the circuit’s energy in worst case varies
between 30.73fJ to 48.79fJ . From the plot in Fig. 11(d),
the energy rises in oppose to the memristance. This is because
the lower memristance draws more current. The energy of the
worst case scenario is higher than the best case one due to the
longer latency caused by the metastability.
The maximum energy per comparison at each resolution
is depicted in Fig. 11(e). The energy increases due to the
higher number of active reference sources and the use of low
memristance to support the higher resolution. In addition, the
higher resolution requires more number of comparisons which
results in the higher power consumption. Thus, the reading
accuracy can be determined by the available energy. For
example, if the decoder is powered from a stable power supply
such as battery, the high precision (8-bit) can be selected. On
the contrary, if the decoder is working using energy harvesting,
the low energy precision (2-bit) can be selected instead.
C. Temperature Effect
The temperature affects the data ranges in Table VII as
illustrated in Fig. 14. The ranges are wider at low temperature
and become narrow when the temperature rises. For higher
memristance values, the effect of temperature on linearity
of the measured memristance is greater. Hence, smaller data
values are more affected by temperature variation. This agrees
with the modified model in (6) as the portion of Roff , which
is highly temperature dependent and non-linear, is large at the
small data (large memristance).
The temperature also causes a decoding error because the
memristance and the comparator’s references change at differ-
ent rate. As an example in Fig. 15, initially, the memristance
is specified as 300kΩ at 25°C. Therefore, this memristance
stands in the range of 00 (Table VII). However, it drops to
200.661kΩ which is decoded as 01 once the temperature rises
to 40°C. The compensation for the temperature effect is es-
sential for devices working at different temperature conditions.
This can be achieved by using our modified model shown in
Section II in the controller.
V. DISCUSSION
Because there is no resistance decoder reported previously,
the performance of the resistance comparator which is the
largest building block is considered and compared with the
literature instead. The features of the related works are listed
in Table VIII. For the proposed comparator, its performance
shown in the table is selected from the worst results in
Table VII. Furthermore, the power consumption is calculated
from dividing the energy by the latency (time) of reading 11
which yields the highest value.
Although the comparator in [55] is faster than our work, it
spends more power due to its static design. Therefore, it is not
suitable for low-power applications. This is the common issue
of any static comparators such as the works in [56] and [57].
The performance in [58] is prominent in the group of
dynamic voltage comparator. It is also faster than our work
while consumes less power. However, the bulk input design
causes a leakage current to the predecessor stage. In addition,
the design in [59] has approximately ten times longer delay
while [60] requires a large area due to the use of resistors.
Static current comparators which indicate the direction
of the input current are proposed in [56], [57]. The work
in [56] employs a flipped voltage follower to lower the input
impedance while [57] supports near-threshold operation with
zero input offset. Nevertheless, their latency are very long,
especially for [56]. Even though their power consumption
figures are extremely low, they still exhibit power losses during
the idle mode due to static operation. Furthermore, the power
demands of their extra circuitry, such as current subtractor, are
not included.
Another approach is translating the current to voltage us-
ing a differential transimpedance preamplifier (DTIA) which
provides a better noise reduction according to the differential
input design [38], [61]. The design in [61] is slightly faster
than our work, but it has approximately 4 times higher power
requirements. That design does not require extra circuitry,
such as current subtractor, and can also operate at near-
threshold voltage. However, it contains many large resistors
which contributes area overhead and prone to the temperature
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FEATURE COMPARISON.
Work Voltage/Current
Static
/Dynamic
Resistor
included
Tech
(nm)
Voltage
(V )
Latency
(ns)
Energy
(fJ)
Power
(uW )
[55] V S N 65 1.0 0.20 N/A 95.00
[59] V D N 180 1.2 14.97 147.00 N/A
[58] V D N 180 1.2 1.84 N/A 18.60
[60] V D Y 65 1.2 0.22 760.00 755.00
[56] C S N 350 1.0 15.00 N/A 30.00
[57] C S N 180 1.0 133.00 18.00 0.14
[61] C D Y 180 0.5 2.20 N/A 79.00
[38] C D N 180 1.8 0.95 N/A 697.00
This C D N 65 1.2 2.91 46.23 21.13
and process variations. The design in [38] also implements
DTIA. It is 3 times faster but needs 35 times higher power
due to its static sub-circuits, such as subtractor and amplifiers.
Note that the DTIAs in both works always consumes power
because of their static operations.
The proposed decoder outperforms the literature which
requires the extra circuitry to interface the memristor, control
the power and support the power-accuracy scalability. Fur-
thermore, its control interface supports both synchronous and
asynchronous schemes. It is also resistor-free thus it can reduce
the chip area and avoid any variations from the resistors.
VI. CONCLUSION
This paper proposes a realisation of a simple thermal
model of TiO2 memristor based on the recently proposed
physical model and experimental data. The model evaluation
shows the maximum error is 1.25% and the OFF memristance
decreases quadratically and reaches ON memristance once
the temperature closes to 85°C. More simple, yet accurate
model is open to be investigated in the future, as well as the
parameters for the other materials.
We also propose a resistance decoder, which is based on a
current-mode dynamic comparator to support power efficient
and adaptive operation, for the memristance reading. Based on
UMC 65nm low-leakage CMOS technology, the simulation
results show the maximum offset of 1.70%, the worst case
latency of 2.91ns, the maximum frequency of 343MHz and
the energy per comparison of 48.79fJ respectively. The pro-
posed decoder supports a wide range of memristor applications
from biosensors to machine learning, and also supports both
synchronous and asynchronous schemes. Coupling the thermal
model with the decoder design for the sensing application and
investigating the self-temperature compensation technique are
subjects for future work.
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